Layered semiconductors such as transition metal dichalcogenides (TMDs) with proper bandgaps complement the zero-bandgap drawback of graphene, demonstrating great potential for post-silicon complementary metal-oxide-semiconductor (CMOS) technology. Among the TMD family, molybdenum disulfide (MoS2) is highly attractive for its atomically thin body, large bandgap and decent mechanical and chemical stability. However, current nano-fabrication techniques hardly satisfy the requirements of short channel and convenient preparation simultaneously. Here, we demonstrate a simple and effective approach to fabricate short channel chemical 
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Short channel monolayer MoS2 field-effect transistors defined by SiOx nanofins down to 20 nm
A c c e p t e d M a n u s c r i p t
Introduction
Silicon (Si) transistors are rapidly reaching their physical limits of ~5 nm channel length due to severe short channel effects including quantum tunnelling between the source and drain electrodes and the lacking of effective gate control [1] .
Thus, searching for alternative high-performance channel materials are not only fundamentally interesting but also significantly important for continuing Moore's Law [2, 3] . The recently emerged layered semiconductors, such as graphene [4] , transition metal dichalcogenides (TMDs) [5] , black phosphorous [6] , exhibit atomically uniform thickness down to monolayer, offering new opportunities for high performance channel materials [7] . However, graphene with ultra-high carrier mobility lacks a bandgap, which seriously limits its logic applications [8] . Black phosphorous instead has a bandgap ranging from 0.3 eV to 3.0 eV, depending on its thickness, but unfortunately is very unstable in ambient atmosphere [9] . TMDs are layered 2D semiconductors that have been widely studied as potential channel
Page 2 of 23 AUTHOR SUBMITTED MANUSCRIPT -NANO-120311. R2   1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t 3 materials owing to their large bandgaps, decent carrier mobility, uniform and atomically thin nature, mechanical and chemical stability even at high temperature, and heavier carrier effective mass [10, 11] . Among the large TMDs family, MoS2 has been widely studied as channel material for short channel transistors. MoS2 Filed effect transistors (FETs) have been shown theoretically to have better performance than Si transistors in sub-10 nm scaling limit [12] . Desai et al calculated the scaling characteristics of MoS2 and Si transistors as a function of channel thickness and gate length [13] . Their results show that MoS2 exhibits more than two orders of magnitude reduction in source-drain leakage current compared to Si. Such superior performance of short channel MoS2 transistors are mainly raised from the atomically thin body (~0.65 nm) and heavier electron effective mass (~ 0.55 m0) along the carrier transport direction which is significantly larger than Si (~ 0.19 m0), leading to a much lower OFF state leakage current.
The above advantages make monolayer MoS2 a very attractive candidate for alternative channel material in post-silicon technology. However, fabrication of short channel MoS2 is of great challenge due to limited electron beam lithography (EBL) resolution, electron resists, and lift-off processes [14, 15] . Using common EBL-based fabrication strategy, Liu et al. prepared short channel multilayer MoS2 FETs with channel length down to 50 nm on Si substrates with 300 nm SiO2 dielectric layers, which are still far away from the scaling limit of MoS2 [16] . Desai et al demonstrated high performance bilayer MoS2 FETs with a 1 nm gate length by using a single-wall carbon-nanotube as the gate electrode [13] . However, the physical distance between the source and drain regions is still larger than 100 nm. In addition, such fragile device architecture of aligned nanotube or nanowire top gate electrodes is less likely used in practical application. Chemical etching process has also been considered as an Page 3 of 23  AUTHOR SUBMITTED MANUSCRIPT -NANO-120311.R2   1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t [17] . Such fabrication method needs special substrates and top gate structures, which restricts it compatibility to Si technology.
Furthermore, suspended MoS2 step over trenches will result in unavoidable damages such as cracks and twists, limiting the performance of as-fabricated devices.
Considering these works on MoS2 FETs, existing nanofabrication methods barely satisfy the requirements of short channel length and convenient preparation at the same time.
Under the above motivation, here we demonstrate a simple and effective approach to fabricate short channel monolayer MoS2 FETs on Si substrate. We used EBL technique in combination with nano-patterned HSQ electron resists to structure the short channel down to 20 nm physical channel length. HSQ is a high-resolution negative-tone electron resist with high mechanical stability under e-beam irradiation and thermal treatment, which has been widely used in nanolithography and nanoscience community [18, 19] . Furthermore, as an inorganic compound, the SiOx- A c c e p t e d M a n u s c r i p t 5 devices on a single Si substrate at the same time using CVD grown monolayer MoS2, providing great opportunities for multi-functional devices and convenient preparation. The morphology of as-fabricated devices was examined by a field-emission scanning microscopy (FESEM, Zeiss, Sigma-HD) operated at 10 kV accelerating voltage. The height of HSQ fin was determined by atomic force microscopy (AFM, Vecco Dimension-Icon system). All the electrical measurements were done by a room temperature probe station (Cascade REL-6100) equipped with a semiconductor characterization system (Keithley, 4200-SCS).
Experimental section
Results and discussion
Monolayer MoS2 single crystals were directly synthesized on Si substrate by CVD growth. Subsequently, HSQ resist was spin-coated onto the Si wafer, as shown in Figure 1 (b). The thickness of HSQ film was controlled by adjusting the spin A c c e p t e d M a n u s c r i p t 6 velocity, ranging from 80 nm to 100 nm depending on the subsequent exposure process. Here we chose HSQ resist for several reasons. Thinner resist film is required for obtaining finer structures. Compared with most conventional resists such as Poly (methyl methacrylate) (PMMA), ultra-thin HSQ layer is very uniform and defect free and has been proved as an excellent resist material for high aspect ratio nanostructures.
The Si-H bonds in HSQ break during electron-beam irradiation and eventually leave SiOx structure which is insulating and naturally compatible to Si substrate. 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t 7 was used as a global back-gate electrode to control the current flow in the short cannel MoS2 FETs. 
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The Ti/Au equivalent contact resistance of the devices was plotted using the twoterminal transfer length method (TLM-like) measurement of the same structure on device vs. channel length (as shown in Figure 3) . In order to acquire the contact resistance in the diffusive regime of electron transport of MoS2, a larger channel length (> 500 nm) and low voltage bias of 0.1 V between source and drain were adopted for testing. All the measurements were performed at room temperature and high vacuum environment (avoiding scattering of electrons resulted from surface adsorbent). By analyzing the test data in figure 3b , we find that the contact resistance can be tuned by the gate bias, which can be find in all samples. The smallest Rc suggests that there would be weak short channel effect in our devices. 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59 is rather difficult to qualitatively distinct the contribution of contact and channel and we prefer to understand the device performance by treating the contact and channel as a whole structure. The maximum drain ON-state current density (J) increases with decreasing channel length owing to higher aspect ratio and thus smaller resistance.
However, the drain current ON/OFF ratio shows an almost linear decrease with reduced channel length because of larger OFF-state current, implying weaker electrostatic control in shorter channel devices. We did not observe a sharp drop in channel length dependence of ON/OFF ratio, indicating that even the shortest channel length is still larger than the characteristic length and there is no significant short channel effect in our 20 nm MoS2 FET [16, 35] . We carefully extracted the threshold voltage Vth of our devices with different channel lengths. As shown in Figure 5 (c), Vth varies from -40 V to -50 V for channel length ranging from 20 nm to 2 μm. It is worth to mention that there is neither clear increase nor clear decrease trend of Vth against channel length in our MoS2 FETs, which is consistent with previous works [16] . We Page 14 of 23 AUTHOR SUBMITTED MANUSCRIPT -NANO-120311. R2   1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t 17 L=50 nm device in Ref. 16 . Considering the truth that we used CVD grown MoS2 while Ref. 16 used mechanically exfoliate MoS2, the short channel effect in this work is even weaker than that in Ref. 16 . Therefore, we believe that it is very reasonable to confirm the weak short channel effect in our as-fabricated MoS2 FETs even with channel length down to 20 nm.
Worth to mention, there is a plenty of room to enhance the MoS2 FETs performance by replacing 300 nm SiO2 to other thinner oxide layers with high dielectric constant such as Al2O3 or HfO2, which would significantly push the scaling of channel length further down to sub-10 nm for monolayer MoS2 devices without obvious short channel effect.
Conclusion
We have developed a simple and effective technical method for preparation of 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t 18 realized that the short channel effect can be eliminated by replacing 300 nm SiO2 to high-k dielectric such as HfO2 and the channel length scaling limit can be aggressively pushed to sub-10 nm.
Conflicts of interest
There are no conflicts of interest to declare 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t
23
[36] Troutman R R 1979 VLSI limitations from drain-induced barrier lowering
IEEE Journal of Solid-State Circuits 14 383-391
Page 23 of 23 AUTHOR SUBMITTED MANUSCRIPT -NANO-120311. R2   1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t
